The Department of Defense, specifically the United States Air Force, is seeking innovative solutions through the Small Business Innovation Research (SBIR) program to develop a Room Temperature Quantum Cascade Laser Array. The objective is to create a high-efficiency array of quantum cascade lasers that operate at room temperature, addressing the limitations of current infrared scene projection technologies used in military testing environments. This technology is crucial for enhancing optical sensor systems, as it aims to overcome issues such as excessive heat generation and poor efficiency associated with existing infrared light-emitting devices. Interested parties should note that the opportunity is open for submissions until May 21, 2025, with further details available at the provided source link: https://www.sbir.gov/topics/11889.

TECHNOLOGY AREAS: Trusted AI and Autonomy OBJECTIVE: Develop a concept and demonstrate a high efficiency array of quantum cascade lasers operating at room temperature. DESCRIPTION: Military testing of optical sensor systems relies heavily on infrared scene projection in a hardware in the loop test environment [1]. Traditionally, infrared scenes were generated using an array of micro resistors (resistor array) which is insufficient for high brightness targets and high frame rates, and suffers from excessive heat generation [2]. Much research and development has been applied to infrared light emitting devices (IR LEDs) to meet the technology gap and development is still active [3]. IR LEDs suffer from poor wall plug efficiency and high cost. As an enhancement to existing infrared scene projection technologies and as a technology enabler, it is desired to develop a quantum cascade micro laser array that overcomes most or all of the disadvantages of the most prominent projector technologies. Unfortunately, micro laser arrays also introduce their own issues, including the presence of speckle in projection output and low yield in large array devices. To improve manufacturability of arrays, with significant resulting utility, a scaled down array with larger pitch is desired, using a tiling capability to increase array format when larger arrays are needed. For this effort, some tradeoff is allowed between the following requirements. A small format (small pitch) laser array is desired for illumination purposes in the 3.8μm to 4.2μm spectral band or at 4.6μm. Broadened laser lines are acceptable as long as they are single mode output and stable over the output power range. The laser array is desired to be square with minimum pixel format of 10x10 and maximum format 100x100, comprised of individually addressable laser devices of pitch between 50μm and 120μm, output power around 70μW (each) in single mode, continuous wave (CW) operation, and can support modulation of up to 1MHz (and provides the ability to synch individual lasers to a system frequency). Further requirements are to develop a room temperature design that has very high wallplug efficiency (&gt;20% wall plug efficiency has been demonstrated in single devices, out of band [4], ~3% in the desired band [5] and may be reduced in the array format), is tunable (to other output wavelengths), is low cost and high yield fabrication that is scalable, with a form factor that supports “tiling” of laser arrays into a larger format array. It is desirable for each individual laser to have output power characteristics that are highly linear and exhibit high power stability over the entire output range. Spectral output may be single line within the band given or may be broadened within that band, though the spectral distribution must remain approximately constant in all operational conditions (no line shifting or broadening as power is increased). Low spatial coherence properties are desired (but not required) from each individual laser. Program emphasis will be on system level (laser array + controller) performance, moderate to high volume production and reduction of cost. Laser technologies other than quantum cascade laser will be considered if wall plug efficiency is very high. LEDs are not acceptable for this program. PHASE I: At a minimum for Phase 1, initial designs will be developed and thoroughly evaluated through modeling and simulations, though preference will be given to actual hardware feasibility demonstration. Concept performance will be evaluated based primarily on pixel pitch and format, output modes and power, spectral characteristics and stability of output. Consideration is also provided for manufacturability, design/manufacturing/operation complexity, ability to scale to larger devices and tunability to reach other bands as desired. PHASE II: Refinement of a concept, design, fabrication/demonstration of a prototype and prototype testing will constitute the majority of the Phase 2 effort. All testing is expected to be performed at the firm’s site, with the firm’s equipment (no Government supplied equipment). Any remaining concept refinements needed after a Phase 1 completion will be addressed early in the Phase 2 effort, ideally in parallel with the design efforts. The design process should include planning for demonstration and testing/measurements. Fabrication and demonstration of a prototype is expected to require a substantial portion of the phase 2 program due to component purchase lead times and several iterations of fabrication to refine the process. With proper planning for demonstration and testing, the final portion of the phase 2 program should be relatively short and produce high quality data that indicates the designed items function as intended. PHASE III DUAL USE APPLICATIONS: Outputs from Phase 2 are anticipated to be TRL 7 but may require additional effort to refine to a more manufacturable design. Phase 3 will concentrate on the manufacturability as well as the fabrication process itself to prepare the vendor to commercially offer a fully functional product. A final product is expected to be demonstrated and marketed to AFRL and transition partner in the 782d Test Squadron. Additional Phase 3 planning will occur during the Phase 2 process once a design is established and manufacturing requirements and manufacturability become more apparent. REFERENCES: 1. Williams, O.M. (1998). Dynamic infrared scene projection: a review. Infrared Physics & Technology, 39, 473-486. 2. Steve McHugh, Greg Franks, and Joe LaVeigne "High-temperature MIRAGE XL (LFRA) IRSP system development", Proc. SPIE 10178, Infrared Imaging Systems: Design, Analysis, Modeling, and Testing XXVIII, 1017809 (3 May 2017). 3. G. A. Ejzak et al., "512 × 512, 100 Hz Mid-Wave Infrared LED Microdisplay System," in Journal of Display Technology, vol. 12, no. 10, pp. 1139-1144, Oct. 2016. 4. F. Wang, S. Slivken, D. H. Wu, and M. Razeghi, "Room temperature quantum cascade lasers with 22% wall plug efficiency in continuous-wave operation," Opt. Express 28, 17532-17538 (2020) 5. Lyakh, A., et al, “High-performance continuous-wave room temperature 4.0um quantum cascade lasers with single-facet optical emission exceeding 2W.” Proceedings of the national academy of sciences 107.44 (2010): 18799-18802. KEYWORDS: Scene Projection; Spatial Light Modulator; Infrared Scene Generation; Binary Modulator; High Frequency; Metamaterials; Plasmonics; Hardware in the Loop Testing

Room Temperature Quantum Cascade Laser Array

STTR Opportunity Analysis

SBIR Documents

Related SBIR/STTR Opportunities

Opportunity Snapshot

Key Dates